Temperature and frequency dependent electrical properties of SiO 2 /nanocrystalline Si (nc-Si͒/SiO 2 sandwich structures have been studied. A clear shift of the capacitance-voltage and conductancevoltage characteristics toward positive gate voltage suggests electron trapping in an nc-Si dot. The role of interface states and deep traps in our devices has also been thoroughly examined and shown to be unimportant on the overall device performance. The discharging process is found to be logarithmic with time and weakly temperature dependent. The long memory retention time and the logarithmic time dependence of charge loss in the dots are explained by a buildup of opposing electric field in the tunnel oxide, which hinders the discharge of electrons remaining in the dots.
I. INTRODUCTION
Metal-oxide-semiconductor field-effect transistor ͑MOSFET͒ memory structures based on silicon quantum dots or nanocrystals have recently attracted much interest both for new physical phenomena and for potential applications in next generation memory devices, 1, 2 where nanocrystalline silicon ͑nc-Si͒ dots, embedded in the oxide layer between a control gate and a channel, act as floating memory nodes. Although much work has been devoted to fabricate ideal memory structures and to obtain reproducible hysteresis in the current-voltage characteristics, 3, 4 the retention mechanism associated with interface defects is still not clear. Kohno et al . studied the transient current of a Si quantum dot floating gate metal-oxide-semiconductor structure and showed a charging and discharging process. 5 Effects of interface defects were not apparent in their work. On the other hand, Shi et al. claimed that deep level defects would often result in long-term retention behavior, 6 whereas, Hinds et al. 7 investigated the retention time distribution in MOS-FET memory devices and concluded that interface defects did not play a dominant role in charge retention mechanism. Hence, further clarification on the retention mechanism and the role of interface defects is necessary as these directly influence the overall device performance.
In this article, we present a thorough investigation of the charging, discharging, and charge retention behaviors in SiO 2 /nc-Si/SiO 2 sandwich structures using temperature and frequency dependent capacitance-voltage (C -V) and conductance-voltage (G -V) measurements, which are considered to be sensitive to interface defects. The possible contribution of interface states to the somewhat long-term charge retention time observed in our device is specifically examined and assessed to be unimportant. A modification in the electric field controlled by the stored electrons in the nc-Si dots is speculated to be the main cause of the long-term retention behavior.
II. EXPERIMENTAL DETAILS
The device fabrication process began with the ͗100͘ n-type silicon wafer ͑1-10 ⍀ cm͒ after a H 2 SO 4 /H 2 O 2 (30:70) and diluted HF solution cleaning process. First, an ultrathin tunnel oxide ͑ϳ2 nm thick͒ was grown by H 2 SO 4 /H 2 O 2 (30:70) oxidization. The thickness of the tunnel oxide was measured by ellipsometry and checked by a cross section transmission electron micrograph ͑TEM͒ image. Next, a layer of uniform nc-Si dots with a diameter of 8Ϯ1 nm and a density of 1 -2ϫ10 11 /cm 2 was deposited by very high-frequency plasma decomposition of silane (SiH 4 ). 8 Subsequently a 60 nm thick upper oxide was grown by tetraethylorthosilicate ͑TEOS͒ plasma enhanced chemical vapor deposition method and the sample was annealed in N 2 ambient at 1100°C for 1 h to improve the quality of TEOS SiO 2 .
9 Aluminum electrodes for the front ͑100 m in diameter͒ and the back sides were evaporated after etching away the SiO 2 on the wafer back side, which also reduced upper oxide thickness to 54 nm. Finally, the sample was annealed again in H 2 /N 2 ambient at 450°C for 5 min, which improved the contact properties and reduced the defect density in the devices. For comparison, control samples without nc-Si dots were also fabricated following the same processes.
Scanning electron micrograph ͑SEM͒ and TEM were utilized to observe microstructures of the samples. The electrical properties of the sandwich structure device were measured by HP4156B precision semiconductor parameter analyzer and HP 4284A precision LCR meter in the temperature range between 30 K and room temperature.
III. RESULTS
A schematic of the MOS diodes with silicon nanocrystals and a TEM are shown in Fig. 1 . According to the lowa͒ Author to whom correspondence should be addressed; electronic mail: soda@pe.titech.ac.jp resolution TEM image ͓Fig. 1͑b͔͒, a layer of uniform nc-Si dot is positioned at a constant distance ͑tunnel barrier͒ away from the silicon. This configuration differs from the devices made by Si ion implantation in SiO 2 and annealing, 10, 11 which generally results in a large lateral leakage current, degrading the device performance. The slight undulation of the surface contour on the upper SiO 2 corresponds to the nc-Si dot underneath. High-resolution TEM indicates that 8 nm nc-Si dots were sandwiched between 2 nm tunnel oxide and 54 nm upper gate oxide. A sheet density of 1.4ϫ10 11 dots/cm 2 was measured by SEM ͑not shown here͒. Based on SEM and TEM, about 10% of the capacitor surface is covered by Si dots. It is worth pointing out that Fig. 1͑b͒ is only one representative TEM image where a sparse distribution of nc-Si dots is observed resulting in a separation of about 80 nm between the adjacent nc-Si dots. As TEM images always correspond to a particular line cross section of the sample, other line cross section images could lead to a different spacing in its view of the same sample. Hence, the discrepancy in lateral spacing between the adjacent nc-Si dots is apparent and may be overlooked in the present context.
The C-V and G-V characteristics shown in Fig. 2 were obtained by sweeping the voltage between inversion and accumulation regions at room temperature. The C-V curves showed a sharp transition from accumulation to inversion region. A clockwise hysteresis resulting from the switching of the scan direction in the depletion state was observed in both C-V and G-V characteristics. One also notices the presence of a conductance peak, whose position is close to the flatband voltage, in either the forward or backward voltage sweep direction. Both the magnitude of the hysteresis in C-V and the shift in the peak positions in G-V are about 0.12 V. In contrast, no hysteresis in C-V characteristics or conductance peak in G-V characteristics was observed from the samples without nc-Si dots, by sweeping the gate voltage back and forth from negative to positive voltage. Therefore, these hysteresis and peak shifts should be attributed to electron traps in the sandwiched nc-Si or at the interface on the nanocrystal dots, and not to states in the oxide matrix or at the Si substrate/tunnel oxide interface. Moreover, no distortions in the C-V characteristics due to deep defect traps or large surface defect density, e.g., flat step, were found in our experiments with a change in temperature. 12 The hysteresis is also inconsistent with Fowler-Nordheim tunneling through the gate oxide of MOS capacitors, where the flatband shift has been attributed to trapping of charges within the bulk of the oxide under a high electric field. 13 Further measurements also indicated that the clockwise hysteresis or the conductance peak shift is independent of the scan direction and speed ͑5-500 mV/s͒. It is worthwhile to mention that no evidence for hole trapping at the inversion state was observed in our experiments.
For a better understanding of the results obtained from C-V and G-V measurements, the frequency dependence of the capacitance and conductance characteristics was investigated at various temperatures, as shown in Figs. 3 and 4. Since frequency dependence is little, the plots are very crowded. The results were summarized in the insets of Figs. 3 and 4 for clarity. In frequency dependent measurements at room temperature, Fig. 3 , a similar clockwise C-V hysteresis ͓Fig. 3͑a͔͒ and a constant full width at half maximum ͑FWHM͒ of the conductance peak in G-V characteristics ͓Fig. 3͑b͔͒ were found in the frequency range of 50 kHz to 1 MHz, which suggests that the hysteresis and the conductance peak have the same origin.
14 Moreover, no dispersion or stretchout of the C-V characteristics along the gate voltage axis was observed at each frequency, even at 30 K, which is consistent with the idea that the C-V hysteresis and G-V peaks are not due to interface traps, as the latter generally give rise to time or frequency dependent C-V and G-V characteristics. 15 However, small but noticeable shifts in conductance peaks with frequency as well as temperature have been observed in the G-V characteristics ͓Figs. 3͑b͒ and 4͑b͔͒. These may be explained by the fact that the conductance is related directly to the energy loss provided by the ac signal source during the capture and emission of carriers by nc-Si dots, and therefore is a more sensitive probe of the tunneling process than the capacitance. From the temperature-dependent measurements at a constant frequency ͑1 MHz͒, similar clockwise hystereses in the C-V characteristics and similar FWHMs of the conductance peak in G-V characteristics were found as shown in Figs. 4͑a͒ and 4͑b͒. In this case, a right-hand side shift along the gate voltage axis with decreasing temperature occurred in C-V characteristics. A corresponding non-negligible right-hand side shift in the peak position was also found in G-V characteristics, with decreasing temperature. These results will be compared with that of frequency dependent measurements in detail in Sec. IV.
In order to investigate the influence from interface states, we plot the conductance peak value as a function of reciprocal temperature in Fig. 5 . Very weak temperature dependencies of the conductance have been noted at 1 MHz and 50 kHz and activation energies smaller than 5 meV have been derived.
After some electrons are trapped, at a chosen reading voltage ͑e.g., flatband voltage in our experiments͒, the stored electrons have a finite probability to tunnel back to the Si substrate, which could cause a gradual shift in capacitance. In time dependent capacitance measurements, the memory retention time of the present memory device was found to exceed 5 h ͑calculated time for the loss of about 10% of the original charge͒ at room temperature. Figure 6 shows the time dependence of capacitance shift measured at an initial flatband voltage, which fits well to a logarithmic law for the initial period ͑up to 10 4 s͒. This suggests that the tunneling probability varies with time and as a constant probability would give an exponential dependence. 16 The discharging processes in nc-Si dots were also studied at low temperatures where a nominal decrease in the charge loss rate was found.
IV. DISCUSSION
In our device, the Coulomb blockade effect can be very significant because of the dimension of nc-Si dot of 8 nm. The Coulomb charging energy (q 2 /2C self ), where C self is the self-capacitance of nc-Si dot embedded in SiO 2 , is calculated to be about 46 meV, which is much larger than the thermal energy ͑26 meV at room temperature͒, and essentially prohibits the capture of additional electrons into the nc-Si dots. For our device, the Debye screening length at FIG. 3 . ͑a͒ C-V characteristics measured at 300 K for various frequencies. The inset shows the flatband voltages and the shift of the flatband voltage, ⌬V FB , as a function of frequency. It indicates that both the flatband voltages and their shifts are independent of frequency indicating that the hysteresis loop is not due to interface states. ͑b͒ G-V characteristics measured at identical conditions as that of ͑a͒. The inset shows the conductance peak positions and peak FWHMs as a function of frequency. It indicates that although the conductance peak position (V p ) is weakly frequency dependent, the shift of V p , ⌬V p , remains unchanged with frequency. The equal value of FWHM also implies that the charging and discharging of electrons have the same origin.
FIG. 4. ͑a͒ C-V characteristics measured at 1 MHz for various frequencies.
The inset shows the flatband voltages and ⌬V FB vs temperature. It indicates that no shift in ⌬V FB is found although V FB is weakly temperature dependent. ͑b͒ G-V measurements measured at identical conditions as that of ͑a͒. The inset shows the conductance peak position and peak FWHM vs temperature, which gives same ⌬V p and FWHM as in Fig. 3. room temperature is about 74.8 nm, much larger than the average spacing between dots. Thus, with even a random distribution of dots in position, the lateral inhomogeneity in the band bending is unimportant for the operation of a memory device, even with charge loss from some of the dots.
Based on our experimental results, at sufficiently large negative voltage ͑erasure voltage͒, no electron resides in the nc-Si dots and the neutral charge state is achieved because there is no hole trapping in nc-Si dots, as demonstrated experimentally. When the gate voltage is swept to a high positive value, a number of electrons will be stored in the nc-Si dots by direct tunneling through the ultrathin oxide, resulting in the shift in the capacitance as well as the conductance characteristics. In the G-V measurements, nc-Si dot trap levels are detected through the ac loss resulting from a change in their occupancy produced by a small modulation of the gate voltage. 15 A small ac voltage applied to the gate of an MOS capacitor alternately moves the band edges toward or away from the Fermi level. Majority carriers are captured or emitted, changing the occupancy of nc-Si dots energy levels in a small energy interval of a few kT/e, where k, T, and e are the Boltzmann constant, absolute temperature, and elementary charge, respectively. This capture and emission of majority carriers causes an energy loss observed at all frequencies. For a given ac frequency, in our experiment, the gate voltage was varied from the accumulation to depletion state. In the accumulation state, majority carrier density is very large near the Si-SiO 2 interface, so that nc-Si dot capture rates are very rapid compared to the ac frequency. nc-Si dot levels respond immediately to the ac voltage, and so no loss occurs. In the depletion state, majority carrier density at the Si-SiO 2 interface is reduced. As a result, capture rates slow down and nc-Si dot levels cannot keep pace with the ac voltage. Further in the depletion state, near midgap, majority carrier density becomes so low that nc-Si dot levels hardly respond. In such a case, the capture rate is also slow so that almost no carriers are exchanged between nc-Si dot and the silicon, lowering the loss. This could be the reason for the observation of a single conductance peak around the flatband voltage in our experiments. It should be emphasized that the occurrence of the conductance peak observed in our experiments should be associated with the ac loss due to capture and emission of electrons by the nc-Si dots but not to the Si substrate/tunnel oxide interface states, 17, 18 as shown by the experimental observation with the control sample without nc-Si dots. In Refs. 17 and 18, a conductance peak with large FWHM was attributed to a large interface state density, with the continuum energy distribution of the interface states corresponding to the dispersion or distortion observed in C-V characteristics. In the present experiments, both C-V and G-V characteristics are neither dispersed nor distorted with different frequencies and temperatures ͑Figs. 3 and 4͒, which indicate that the interface state density is low.
According to a model of fixed oxide charges, 1 one can estimate the theoretical magnitude of the flatband shift (⌬V FB T ) with the formula
where n dot is the density of the nc-Si, t upper is the upper gate oxide, t dot is the nc-Si diameter, ox and Si are the permittivities of oxide and silicon, respectively. From this formula, ⌬V FB T is calculated for the present density of dots to be 0.282 V for one electron per nanocrystal. The experimentally measured flatband shift of ⌬V FB ϭ0.12 V under large positive gate voltage, thus suggests that less than one half of the nc-Si dots are charged.
As noted in Fig. 3͑a͒ , the magnitude of the hysteresis and the value of the threshold voltage remained almost unchanged with changing frequency whereas the conductance peaks shifted monotonically to the left-hand side with decreasing frequency ͓Fig. 3͑b͔͒. This may be attributed to interface states. At a given frequency, all traps with time constants shorter than the reciprocal of the frequency respond to the measuring signal and the flatband voltage will be reached at a particular value of voltage. At a lower frequency, however, slower traps can respond. As a result, previously trapped charges may be discharged. Hence, the flatband voltage will be reached at a lower gate voltage. For comparison, a stretchout in C-V curves and a left-hand side shift in conductance peak were observed in Figs. 4͑a͒ and 4͑b͒ , respec- tively. Several interesting features can be noted. The stretch about the gate voltage axis, here, is due to the response of the interface traps to the applied dc voltage. Both stretchout in C-V and shift in G-V curves can be explained by the change of electrons frozen in interface traps at a low temperature, where frozen charge in interface states does not contribute to the total capacitance or to the screening of the gate voltage.
Another way to find the nature of interface states in these kinds of devices is through the estimation of the thermal activation energy. 15 In Fig. 5 , a very weak temperature dependence of conductance and an absence of activation have been observed, which indicate that deep defects have a negligible contribution in the charging and discharging processes in nc-Si dots. It is likely that shallow interface states near the edge of conductance band lead to the stretchout in C-V characteristics and shift in G-V characteristics 19 in the present samples. Thus, it can be concluded that in the present case, the device performance depends only on the nc-Si dots sandwiched between SiO 2 layers.
To explain long-term retention behaviors, Shi et al. 6 suggested that electrons do not reside in the conduction band but in nc-Si related deep level traps. According to such a model, the retention time should be thermally activated at a deep trap energy level. However, in their experiments, the chargeloss rate only decreased slightly as the temperature was decreased from 300 to 80 K. Our frequency and temperature dependent results indicate that neither an interface defect nor a deep defect is dominant for the charging or discharging processes in our samples. It is relevant to mention that unlike the samples investigated by Shi et al., 6 the samples in our experiments are plasma damage free owing to the specific fabrication technique as already discussed. Therefore, the chances of incorporation of deep defects are further reduced, which is consistent with the experimental results. Hence, the explanation of the long-term retention behavior observed in our experiments has to be based on a model that does not rely on interface states.
The logarithmic dependence of Fig. 6 involves a variation of the tunneling probability with time. A variation in the tunneling probability should come from a varied tunnel barrier. In our device, electrons were injected efficiently, under the accumulation condition, by direct tunneling from the conduction band of silicon substrate to the conduction band of nc-Si dot. It is well known that the tunneling transparency depends on the electric field in the tunnel oxide. 20 An energy band diagram of the memory is shown in Fig. 7 . When the gate voltage is held at the initial flatband voltage after the dots are charged, the initial electric field across the tunnel oxide is due to the ''fixed charge'' as shown by solid line in Fig. 7 . At this applied voltage, some of the stored electrons will tunnel back to the substrate across the ultrathin tunnel barrier leading to increased downward band bending of the interface Si with time, as shown by dotted line in Fig. 7 . An electric field from nc-Si dot layer to the Si substrate would be formed (10 4 -10 5 V/cm around nc-Si dot estimated on one electron release from this dot͒, which would hinder discharging of other stored electrons. This ''built-in'' electric field changes with the stored charge in nc-Si dots. Thus the tunneling probability also changes with charge loss and with time. This built-in field, created and controlled by charge loss in nc-Si dots, could improve the retention time significantly, and is the speculated to be the reason for the long retention time and the logarithmic time dependence observed in our experiments. Alternatively, a distribution in the size and position of the Si dots may also lead to a range of time constants, which would be consistent with the logarithmic decay behavior. Further investigation is needed to clarify this issue.
V. CONCLUSION
SiO 2 /nc-Si/SiO 2 sandwich structure memory devices were prepared. Sensitive electrical measurements of C-V and G-V were utilized to investigate charging and discharging in nc-Si dots. A clear positive shift in C-V and G-V curves due to electrons trapped in nc-Si dots was found. Experiments showed that neither an interface defect nor a After loss of some charge from the dots, the partially discharged state is reached ͑dashed-dotted line͒. A built-in electric field is formed, whose direction is from nc-dot layer to the substrate. The I, II, and III indicate tunnel oxide, nc-Si dot, and control gate oxide, respectively. The symbol ᭹ used inside part II means trapped charges.
deep defect was dominant for the corresponding charging and discharging processes. Retention time exceeding 5 h and a logarithmic charge-loss function were shown. A repulsive built-in electric field from nc-Si dots to a Si substrate created and controlled by charge loss in nc-Si dots was proposed to explain logarithmic charge loss and long-term retention time.
